ABSTRACT
INTRODUCTION
The characteristics of analog servo circuits are affected by the temperature and they need to be adjusted on the assembly line [3] . Digital servo implementation in optical servo chip has been spotlighted since it has less sensitive characteristics change in terms of temperature variation and better flexibility to the system variation like pickup compared with analog servo [2] . Therefore, optical disc players, which adopt digital servo, are increasing in market. However, one drawback of digital servo implementation is power consumption, which is one of the most important factors of portable optical disc player system. And it prevents making SoC, which usually includes mixed analog and digital system, because the large current induces analog blocks noisy.
Normally, for digital servo implementation, the Digital Signal Processor (DSP) is embedded, which requires a high Mega Instructions Per Second (MIPS). Therefore, the master clock frequency for this DSP should be fast enough to be a real time implementation of servo function [5] . High speed DSP implementation has disturbed the popularization of digital servo, since the power consumption of the DSP is much higher than those of analog servo and fully digitized implementation without DSP [3] . To explain the proposed architecture, two modes are defined as follows. Namely, in the normal playing time of the optical disc system, there are two modes of Initialization mode [1] and Play mode. The Initialization mode carries out complex functions, which need a larger size of program ROM, and doesn't have to be fast. And the Play mode executes regular jobs like filtering. In this paper, an effort to reduce the current consumption for the digital servo architecture is focused on the Play mode since main power consumption occurs in the Play mode rather than the Initialization mode. The Initialization mode includes Focus search, Pull-in [1] , Balance/Gain adjustment [2] , and Sled move. These functions are executed in a few seconds, and the rest of the playing time is consumed by the Play mode, which carries out Focus Error (FE) and Track Error (TE) filtering calculation regularly. Consequently, once the number of instruction cycles for regular filtering operation is reduced in the Play mode, the power consumption of the chip is reduced significantly. Section 2 of this paper introduces the digital servo algorithm. Section 3 discusses the Play Mode optimization. Section 4 presents the low power architecture, and Section 5 discusses the performance comparison. Section 6 covers the proposed architecture implementation on a CD player one-chip, performance and usage of resources. Our conclusions are given in Section 7.
DIGITAL SERVO ALGORITHM
Full digital implementation of disk drive ele ctronics is expected to improve the performance of drives as well as to reduce their cost, power consumption, and form factor. The DSP has recently been used as a servo controller for optical disk drives. Although DSP implementation has the advantage of flexibility, the servo control algorithm has to be simple so that it can finish the computation within a specified time interval. The sampling rate is determined by the servo bandwidth, and is about ten times higher than that of a hard disk drive. Therefore, conventional microprocessors are not easy to use in optical disk drives and an efficient algorithm is always necessary for DSP servo [5] .
The digital servo used for optical disc player maintains pickup position accurately to readout the data value from the storage media, such as CD (Compact Disc), VCD (Video-CD), CD-ROM ( Read Only Memory), and DVD (Digital Versatile Disc). This function is divided into four kinds of error control, and those are focus servo, tracking servo, sled servo, and spindle servo. Conventional digital servo using general purpose 16bit DSP executes focus and tracking servo at the period of 88.2KHz. And it performs sled and spindle servo, whose response is comparatively slow, at the period of 5.5125KHz. These functions are executed in the Play Mode.
Including the Initialization Mode, all the functions are shown in figure 1 . When optical disc player operates, Digital servo clears the data SRAM and initializes all parameters and it adjusts the circuit offset. If there is a disc, it drives pickup to accurate focus point, and automatically controls the balance of the tracking error signal with turning the disc. Next, it drives pickup to follow the track of disc accurately. After adjusting the focus bias and the focus/tracking loop gain, it goes to the Play Mode, which just executes filtering the focus, tracking, sled, and spindle error signals. Table 1 represents a number of cycles occupied by the prior digital servo for block by block. In normal operation of optical disc player, the Initialization mode occupies only a several second of actual time, but it has many kinds of functions, which include auto adjustment, track search functions and so on. Especially, focus and tracking loop gain adjustment routine needs maximum 191 cycles per interrupt. The master clock speed must be 16.9344MHz to satisfy this instruction cycles in an interrupt whose speed is 88.2KHz. This clock speed produces 192 cycles per interrupt. The '16 PD interrupt' means the function routines, which is processed once at 16 times of interrupt periodically. Through this division, 16 kinds of functions are processed by 5.5125KHz period, and it gives the benefit of the reducing cycles. Conventionally, the digital servo function is implemented using a 16bit high-performance DSP which includes program ROM and data SRAM. It is also equipped with a 1 channel 8bit ADC (Analog to Digital Converter) and a MUX to convert the focus, tracking, sled, and spindle error [6] . Digital servo has the AGC (Automatic Gain Control) functionality so that it is capable of maintaining best servo performance according to the laser reflection [1] . In this environment, the current consumption of the 16bit DSP part in the prior architecture is 54.76mA, which means its power consumption is 273.8mW at 5V operation. It is calculated at 0.5um CMOS process. Table 2 gives the current consumption of each block.
PLAY MODE OPTIMIZATION
As shown in figure 1 , most of servo operation is spent in the Play Mode, and its routine is repeating digital filtering functions, which are composed of serially connected first order IIR filters [3] . Main idea of proposed architecture starts from reducing the instruction cycles of the Play Mode, which results in the reduction of the master clock speed. Reducing the instruction cycles of all modes results in additional hardware, which consumes much the same power. On the other hand, reducing only the instruction cycles of the Play Mode need a little hardware, which induces insignificant additional power consumption. However, its effect of power consumption is greatly significant.
To reduce the instruction cycles of the Play Mode, customized Play Mode Hardware (PMH) is generated, which executes filtering calculations and control of the peripheral sub-blocks. As shown in table 1, the Play mode has three kinds of processes. Those are the interrupt vector check, the interrupt routine of focus/tracking error filtering, and the 16 period interrupt routine of sled, spindle, and so on. T o calculate the IIR filter, the PMH needs multiplier, Adder, and data buffer. If PMH includes multiplier and adder additionally, its power consumption can't be ignored. Therefore this paper proposes the innovative architecture, which uses the structure of resources sharing. When the interrupt routine of focus/tracking error filtering is executed, DSP goes to sleep mode, and the resources, such as multiplier and ALU, are used by the PMH. Therefore PMH consists of the simple state machine, which just controls the data path instead of the sleeping DSP. Figure 2 gives a detail function flow of the Play Mode. When the interrupt signal is detected, the accumulator value and status register are saved to the data SRAM to go to the interrupt routine. The interrupt r outine checks the interrupt vector first, whether it is play mode or not. If it is at the Play Mode state, the DSP protects clock supply, and go to sleep mode. According to the signal of 'STOPID', which indicates DSP's status, PMH starts the state machine controlling the multiplier and ALU of DSP's. PMH can execute the calculation by multiplier and ALU, in parallel with the control of sub-blocks, which includes the control of register, ADC, PWM (Pulse Width Modulation) block, interrupt vector setting, and so on [3] . Therefore, the number of the cycles is reduced to 43 cycles from 108 cycles.
Max cycles/interrupt (96) > Interrupt mode check (10) + PMH (43) + 16 period interrupt routine (35)
Finally proposed architecture gets small cycles less than 96 cycles, which means digital servo can be executed at the master clock speed of 8.4672MHz, which is a half speed, comparing to the prior architecture. Figure 3 compares the Non-Play Mode with the Play mode in terms of master clock speed and the status of DSP and PMH. In the following sections, we shall describe the operation of the proposed architecture, and additional idea for the reduction of power consumption.
LOW POWER ARCHITECTURE
Large current of the system prevents merging the analog blocks, such as the amplifiers generating RF, FE, and TE signals. Because the analog signal noise is sensitive to current consumption, reducing the current consumption of the system enables the SoC in the true sense of word. And by integrating the RF, digital servo, CD-DSP, ESP, and 1bit-DAC in a single chip, it reduces the set PCB area and the total power consumption.
In the conventional architecture, a DSP-core operates at 16.9344MHz clock frequency for all modes including the Play mode. Consequently, 192 cycles are needed for the Play mode implementation with an 88.2KHz-sampling clock. The PMH executes error filtering and peripheral block control concurrently. Through this PMH supporting, the clock frequency of the DSP can be reduced by 50% since 192 cycles are reduced to 96 cycles. Figure 4 gives a block diagram of digital servo architecture describing proposed ideas. In the following subsections, we shall describe the resource sharing processor, specialized PMH, the program ROM partition, and the data SRAM optimization
Resource sharing processor
The additional PMH block requires an ALU, multiplier, and SRAM. For this resource sharing by the DSP and the PMH, the sleep mode of the DSP is adopted. The DSP block sleeps, when the PMH is activ ated and uses resource to do filtering repeatedly. Through sharing these resources, the PMH size is optimized and the current consumption is also minimized. The proposed architecture is shown in figure 4 ., which represents bus switching and DSP resource sharing. More than half a current is consumed by the bus driver, instruction decoder, clock control unit, and so on. Therefore the usage of resources without clock supplement spends insignificant current. This sleep mode minimizes the current consumption additionally. The sleep mode period occupies 44.7 percent per interrupt (88.2KHz).
Operating steps in the Figure 4 are as follows. When DSP operation ends by detecting that interrupt vector is in the Play Mode, clock for the DSP stops, and sends the SLEEP_START signal to Clock Control Block. After Clock Control Block receives the SLEEP_START signal, it sends job_strt ( STOPID) signal to PMH, breaks connection between DSP processor bus and shared bus, and connects PMH hardware bus with shared bus. After executing the filter operation, the PMH sends the job_done signal to Clock Control Block. Then bus control is recovered, and the Clock Control Block sends WAKE_UP signal to wake up the DSP.
With this operation, the current consumption of the DSP core is reduced by 1/4. Through PMH supporting, master clock speed of the DSP becomes slower to 1/2, which results in current save by 1/ 2. In addition to the master clock reduction, sleeping mode through the block sharing also reduces the current consumption by 1/2. Totally, through this implementation, current consumption is reduced by approximately 1/ 4. Figure 5 shows a block diagram of the DSP core sharing resources.
Customized Play Mode Hardware
Customized PMH block is implemented by simple state machine structure through resources sharing. That is, it drives shared resource and memory by generating the control signals step by step. The main merit of the PMH is that PMH executes the digital filter calculation in parallel with the control of the peripheral sub-blocks. The current consumption occurred by PMH is insignificant compared to that of the program ROM 's, since the size of PMH block is about 2K gates. As shown in figure 2 , the functions of PMH are focus and tracking filtering. Because two kinds of filter have a same structure, state machine uses one function flow by changing the input signal. Figure 6 gives a composition of the PMH. It consists of memory control unit, external register control unit, and MPY/ALU control unit.
State machine in the PMH finishes its function in 43 cycles. As shown in figure 4 and 6, When the DSP core goes to the sleep mode, MPY and ALU of the DSP is controlled by PMH. In the figure 6 , except for the MMU, all blocks are enabled only when the STOPID (= job_strt) is high. The function of the MMU is just switching the data path, and external register block includes ADC interface block, external status register, and control register.
ROM partition and SRAM optimization
In conventional digital servo of the Play mode, the total ROM size of approximately 6 Kword is fully enabled, and the ROM activating wastes power. In other words, since total ROM architecture for Initialization and Play mode are always enabled, ROM consumes significant power in CD playing time.
In this paper, additional for power reduction is ROM separation in the Initialization mode and the Play mode since the enabled ROM consumes significant power. The ROM size of the Initialization mode is 10 times lager than that of the Play mode. Therefore the proposed architecture separates the ROM mode by mode. In Play mode, only 0.6 Kword size of ROM is enable, which results in power reduction significantly.
As shown in Table 2 , current consumption of the program ROM is 25.00mA, and ROM size is about 6 Kword. Based on this observation, once activating ROM size is reduced, current consumption of the program ROM is proportionally reduced in the Play Mode. In this proposed ROM architecture, the 5.4 Kword program ROM for the initialization is enable only in the Initialization mode.
It does not affect the average power consumption since the Initialization mode takes only a several actual seconds. Through this ROM separation, only 0.6 Kword of ROM is operating in the playing time, and power consumption in the program ROM is reduced by approximately 1/9. The proposed ROM architecture is represented in Figure 4 .
We also reduced the Data SRAM buffer size. Memory allocation for the interrupt vector is move to the program ROM and optimization for the filter coefficient is performed. These efforts give benefit of size and power. Although this paper didn't apply, the method of separating used in the program ROM can be used in data SRAM as well. Separating the data area of the Play Mode and that of the Non-Play Mode shall give more reduction of power consumption.
PERFORMANCE
The current consumption and the size of the proposed architecture are compared to that of the conventional architecture at 0.5um CMOS process.
The current saving through the reduced master clock speed with PMH and block sharing is significant. As shown in Table 4 ., current consumption of the DSP in the prior architecture is 13.55 mA, and it is reduced to 6.62 mA in the new architecture. Here additional PMH is implemented with only 0.56 mA current consumption. Through the ROM separation, current consumption in the ROM of the Play Mode is reduced by 89.28% as shown in Table 3 . And data SRAM is optimized in terms of power and size. Finally we get 84.52% current reduction. Without increase of chip size, total current consumption in the new architecture is significantly reduced from 54.76 mA to 9.50mA. Table 3 shows that total current consumption is significantly reduced by 82.65%.
IMPLEMENTATION ON CDP ONE CHIP
Through the reduction of power consumption, we could merge the analog blocks in a single chip. Single chip merged RF, digital servo, CD -DSP, ESP, and 1bit-DAC together. The noise of the RF signal embedded in single chip became considerably small by virtue of power reduction. Figure 7 shows the block diagram of single chip.
Actually, the proposed architecture is manufactured using a 0.35?m CMOS process with quadruple layer metal for portable CDP application. And the current consumption of the proposed architecture represents about 5mA@2.4V, which is smaller than that of the 0.5?m CMOS process because of the effect of process and low voltage operation. Figure 3 shows a microphotograph of the chip, which is fabricated in one chip with the other blocks. The digital servo part is highlighted.
CONCLUSION
The digital servo technology has been highly valued. The merits of the digital servo technology over the analog servo technology are that it has the ability of achieving high performance and reliability, it has new functions which analog servo does not have, and it is suitable for reducing the number of circuits components and for cost reduction if the components are implemented in a LSI. Nevertheless DSP embedded digital servo had the drawback of power. Proposed architecture reduced current consumption significantly, and could merge the RF.
The main issue of the portable optical disc player is how long it plays with a battery. User does not repeat stop and play all the time. Most of operation time is spent just listening the music or watching video. This paper aimed at this point. Through resource sharing architecture and PMH, master clock speed of the system is reduced by 1/2 at the Play Mode. Parallel processing of PMH and sleep mode of DSP result in current reduction by 1/2. Program ROM partition and data RAM optimization also gives current reduction. Finally, current consumption of the digital servo is reduced by 82.65%. This proposed architecture is applicable to all optical disc players, such as the CDP, VCD, CD-ROM player, and DVDP.
